Facebook Pixel Code
x
We use cookies to create the best experience for you. Keep on browsing if you are OK with that, or find out how to manage cookies.

Microprocessor Architecture

This is a preview of the 5-page document
Read full text

The Address Generator is used to generate addresses, wich can be used to access data within memory MEM [address]. I can be used as an index register. Te address generator has the ability to adjust the index registers according to various controls and other registers (“Modify” registers) within the Address Generator. Wile MARIE has 8-bit input and 8-bit output register. Mny have asked why should build an emulated MARIE computer when an excellent assembler, smulator, ad data path simulator already exist. Te reason is a desire to have appreciate David Patterson’s comment that a CPU is “a data path and control circuitry”.

Tese students fully appreciate data paths and control circuitry because they have designed and built both. Implementing the Marie computer took twelve pages in Multimedia Logic. Poneer Has a Special Purpose Registers that are not used as general purpose registers. A32-bit arithmetic logic unit (ALU), Te ALU is the unit that is responsible for adding, sbtracting, ad comparing data, a well as performing most of the logical functions such as AND, O, XR, ad NOT.

arithmetic functions (addition, sbtraction, ad comparison), te data is assumed to be signed. Istructions may be modified to indicate that the data is unsigned. Sngleness does not apply to the logical functions. O the other hand the Register structure of MARIE has no Special Purpose Registers A 16-bit arithmetic logic unit (ALU) Careful inspection of MARIE’s RTL reveals that the ALU has only three operations: ad, sbtract, ad clear. W will also define a fourth “do nothing” state. Te entire set of MARIE’s control signals consists of: Rgister 0 P5.

AU controls: 0 through A3, Tming: 0 through T7 and counter reset CInstruction set architecture (ISA) of POINEER the instruction set of the Pioner-2 is designed to fit all instructions into a single 32-bit word. Al of the instructions can be fetched in a single memory read access. Mst of the information in different instructions is stored in the same group of fields within the instruction. 4bits of all instructions carry the conditional information, ad the nest highest 2 bits always identify which group, AU, Sift/Multiply/Divide, o Special has a instruction set memory size, bt a 32-bit value.

Istruction set 32-bitThe most basic component of process flow. ..

This is a preview of the 5-page document
Open full text
Close ✕
Tracy Smith Editor&Proofreader
Expert in: Unsorted
Hire an Editor
Matt Hamilton Writer
Expert in: Unsorted
Hire a Writer
preview essay on Microprocessor Architecture
  • Pages: 5 (1250 words)
  • Document Type: Essay
  • Subject: Unsorted
  • Level: Ph.D.
WE CAN HELP TO FIND AN ESSAYDidn't find an essay?

Please type your essay title, choose your document type, enter your email and we send you essay samples

Contact Us